China
Africa
Explore chapters and articles related to this topic
Digital IC Design for Transceiver SOC
Published in Kaixue Ma, Kiat Seng Yeo, Low-Power Wireless Communication Circuits and Systems, 2018
Wang Yisheng, Kaixue Ma, Kiat Seng Yeo
Static Timing Analysis (STA) is one of many technologies used to verify the timing of a digital design. In this method, the design is static and does not depend on the data values being applied at input pins. The STA provides a fast way to perform the complete timing check for all possible paths and scenarios.
A 40-nm low-power WiFi SoC with clock gating and power management strategy
Published in International Journal of Electronics, 2023
Han Su, Jianbin Liu, Yanfeng Jiang
Static timing analysis (STA) is an important aspect in the timing verification of the designed SoC system. It can be used to ensure that the designed system meets the various timing requirements. Conducting the timing analysis on all paths in the system, static timing analysis is used to check whether the timing closure is achieved. The timing constraints determine the working specified frequency. The designed system which is closed for timing can be operated at the specified frequency with the promised performance, power and area (PPA). In the analysis, the timing arcs defined by technology library between all the start and end points of the system are checked for the verification. In the design, the static timing analysis is conducted after the functional simulation.
Comprehensive Design and Timing Analysis for High speed Master Slave D Flip-Flops using 18 nm FinFET Technology
Published in IETE Journal of Research, 2021
N. Shylashree, Varchas S. Bharadwaj, D. Yashas, Vinayak Kulkarni, Ajay Bharadwaj, Vijay Nath
Timing analysis of any digital circuit is a very important phase. Static Timing Analysis (STA) is a useful and simple method to determine the setup and hold time and also check for violations. This paper aims at analyzing setup and hold time for various D Flip-Flops (D-FFs) designed using Fin Field Effect Transistors (FinFETs) at 18 nm technology. FinFETs have numerous advantages over Metal Oxide Semiconductor Field Effect Transistor (MOSFET), especially when the channel length is very less.