China
Africa
Explore chapters and articles related to this topic
Impact of Semiconductor Materials and Architecture Design on TFET Device Performance
Published in Shubham Tayal, Abhishek Kumar Upadhyay, Deepak Kumar, Shiromani Balmukund Rahi, Emerging Low-Power Semiconductor Devices, 2023
M. Saravanan, Eswaran Parthasarathy, J. Ajayan, D. Nirmal
Current mode logic (CML) employs a set of differential digital logic. The CML gate has a tail current source, a current control core, and a differential load. CML’s gate operating approach involves changing the DC current via the input transistor’s differential circuit and causing the decreased voltage swing on the output on both the load devices. Because CML is rarely utilised in fundamental circuit design, its distinct characteristics, such as low latency and constant power consumption, may be applied in specialised applications such as DPA measures. CML gates based on TFETs have also lately been developed. Early CML gate circuit designs relied on a recently discovered GaSbInAs heterojunction TFET, which increased ON-state current with heteroband alignment. When compared to CMOS counterparts [21], TFET-based CML designs consumed less power. However, TFET-CML gates had been displayed, and TFET-CML is now no longer used in any respect within the hardware safety domain. To thoroughly assess TFET-based logic not just in terms of old metrics such as latency and power but also in terms of novel criteria such as security, the schematic diagram of CML circuit is shown in Figure 5.11.
Semi-custom devices, programmable logic and device technology
Published in D.A. Bradley, N.C. Burd, D. Dawson, A.J. Loader, Mechatronics, 2018
D.A. Bradley, N.C. Burd, D. Dawson, A.J. Loader
A variant of ECL technology known as current mode logic (CML) is used to produce ECL circuits whose speed and power consumption may be optimized. Within the gate, the logic states are represented as currents instead of voltages. One of the logic states is represented by zero current, and the other can be chosen by trading the speed of the gate against its power consumption to meet the requirements of the application. Very low power circuitry can therefore be designed with CML provided low speed, and hence long gate delays, can be tolerated.
Design of CNTFET-based Current-mode Multi-input m:3 (4 ≤ m ≤ 7) Counters
Published in IETE Journal of Research, 2021
Mohammad Hassan Bagheri, Mehdi Bagherizadeh, Mona Moradi, Mohammad Hossein Moaiyeri
In current-mode logic (CML), logic levels are represented by current levels. It has several advantages over voltage-mode logic (VML) [1].These advantages include: (1) using the direction of current as the explanation of sign, which removes the requirement of sign bit [2,3], (2) the ease of creating various circuits utilizing different threshold detectors (TD) and increasing or decreasing the number of inputs [4], (3) current duplication with a simple current mirror circuit [5], (4) simple wiring of the currents, making linear sum operation easier and reducing the number of active devices [2], (5) lower noise sensitivity due to the constant flow of current [6], (6) high-speed operation compared to CMOS [5]. However, the main disadvantages of CML are issues with high static power dissipation and higher noise sensitivity [7].