China
Africa
Explore chapters and articles related to this topic
Introduction to Hardware Description Languages (HDLs)
Published in Suman Lata Tripathi, Sobhit Saxena, Sushanta Kumar Mohapatra, Advanced VLSI Design and Testability Issues, 2020
P. Raja, Dushyant Kumar Singh, Himani Jerath
The name VHDL comes from VHSIC hardware description language. The general objective of this effort was to style one language that may enable the look, documentation, and analysis of hardware at varied levels of abstraction. Moreover the intent was to create VHDL the typical HDL design projects and use of language as a way of communication between departments.
Defining Varied Modeling Techniques Using DEVS
Published in Gabriel A. Wainer, Discrete-Event Modeling and Simulation, 2017
VHDL is a hardware description language that has become very popular in the field of design of digital circuits and was standardized by the IEEE. The standard VHDL-AMS (IEEE Standard 1076.1) included extensions to model mixed-signal circuits [11]. The basic component is the design entity declaration, which describes the interface to a VHDL-AMS design unit:
Digital Circuit Design with Very-High-Speed Integrated Circuit Hardware Description Language
Published in A. Arockia Bazil Raj, FPGA-Based Embedded System Developer's Guide, 2018
VHDL is a hardware description language for modeling digital circuits that can range from simple gate designs to complex system designs. VHDL is an acronym for very-high-speed integrated circuit hardware description language. This chapter gives a brief overview of the basic VHDL elements and its syntax with design applications. In 1980, the US Department of Defense and the IEEE sponsored the development of a hardware description language with the goal of developing very-high-speed integrated circuits, which has now become one of the industry's standard languages used to describe digital systems [12–14]. VHDL languages look similar to conventional programming languages, but there are some important differences. A hardware description language is inherently parallel; that is, commands, which correspond to logic gates, are executed (computed) in parallel as soon as a new input arrives. A VHDL program mimics the behavior of a physical, usually digital, system. It also allows incorporation of timing specifications (gate delays) as well as description of a system as an interconnection of different components [12,13]. A digital system can be represented at different levels of abstraction, which keeps the description and design of complex digital systems manageable. The levels are (i) data flow model, (ii) behavioral model, (iii) structural model, and (iv) algorithmic model. The data flow model describes how data move through the system. This is typically done in terms of data flow between registers, that is, RTL. The data flow model makes use of concurrent statements that are executed in parallel as soon as data arrives at the input. The behavioral model describes a system in terms of what it needs to do rather than in terms of its components and interconnections. A behavioral description specifies the relationship between the input and output signals. This could be a Boolean expression or a more abstract description such as the RTL. The structural model describes a system as a collection of gates and components that are interconnected to perform a desired function. A structural description could be compared to a schematic of interconnected logic gates. It is a representation that is usually closer to the physical realization of a system. The algorithmic model describes the digital systems by sequential statements which are executed in the sequence they are specified. The model allows both concurrent and sequential signal assignments that will determine the manner in which they have to be executed.
Analysis and Design of Compressive Pulsed Radar Based on Adaptive Pipelined Algorithm
Published in IETE Journal of Research, 2022
Sameh Ghanem, Fathy A. Abdel Kader
It is generated by performing synthesis and place and route steps. Synthesize takes the compiled source and produces a digital logic equivalent to the written VHDL code. The logic produced is optimized for the target device and the constraints applied by the designer. Place and route take all the synthesized logic and connect it inside the FPGA. All the I/O pins are also connected to the corresponding I/O cells and these, in turn, are connected to the required logic cells, the model-sim simulation and chip-scope result are presented as shown in Figures 15 and 16.