China
Africa
Explore chapters and articles related to this topic
The microprocessor system
Published in D.A. Bradley, N.C. Burd, D. Dawson, A.J. Loader, Mechatronics, 2018
D.A. Bradley, N.C. Burd, D. Dawson, A.J. Loader
Within the system bus, the address bus is an output bus from the CPU and an input bus to the other devices. The control bus consists of a number of lines, each of which may be either a control output from the CPU or a control input to the CPU. The data bus however acts as both an input bus and an output bus depending on whether the CPU is reading or writing data. Figure 10.1 shows that all devices in the system are connected together by the data bus and this means that, potentially at least, the outputs of all the memory and I/O devices are connected. If this were in fact to happen it would cause the destruction of several or all of the connected devices, because some devices would be trying to drive the bus to a logic 1 state while others were trying to drive it to a logic 0 state. To avoid this problem, the data bus connections of each device are capable of being placed into a third, high impedance state where the device no longer has any loading effect on the bus. This allows other devices connected to the data bus to output their data on to this bus when they are correctly enabled, which in turn means that only one device should be enabled at any one time to the data bus. The ability of a device to be either at a logic 1 or at a logic 0 or in a high impedance condition in relation to the data bus is called a tristate condition, and is an essential feature of devices which share a common data bus.
Microcontroller Hardware
Published in Syed R. Rizvi, Microcontroller Programming, 2016
Before we end this section, it is worth mentioning that, in general, a bus consists of wires that are used to transfer data either in serial or parallel transmission. A unidirectional bus allows information flow only in one direction, whereas a bidirectional allows it in both directions. Figure 3.22 illustrates a possible bus arrangement in an HC11. There are three buses external to the processor and two buses within the processor. The external address and data buses are extensions of the same buses inside the processor, so there are really only three different buses: Address bus: An address bus is a unidirectional, 16-bit bus that carries the 16-bit address code from the processor to the memory unit to select the memory location that the processor is accessing for a READ or WRITE operation.Data bus: Though the name of this bus is data bus, in reality it often carries the information like instruction codes. A data bus is a bidirectional, 8-bit bus over which 8-bit words can be sent from the processor to memory (that is, a WRITE operation) or from the memory to the processor (a READ operation).Control bus: A control bus is a grouping of all the timing and control signals needed to synchronize the operation of the processor with the other units of the microcontroller.
Applications of Technology
Published in Roger Timings, Basic Manufacturing, 2006
The basic components of a microprocessor system (CPU, RAM, ROM, Clock and I/O) are linked together using a multiple connecting arrangement known as a bus. The address bus is used to specify memory locations (i.e. addresses). The data bus is used to transfer data between devices and the control bus is used to provide timing and control signals (such as read and write, reset and interrupt) throughout the system. A typical microprocessor system, based on an 8-bit processor, is shown in Fig. 4.36. This particular example is used to control a computer printer.
Driving circuitry of a full-frame area array charge-coupled device (CCD) supporting multiple output modes and electronic image motion compensation
Published in Instrumentation Science & Technology, 2020
The image motion compensation timing generator is an FPGA/CPLD device, which consists of a control bus interface circuit, a compensation clock generation circuit, an image motion compensation vertical transfer timing generation circuit, a vertical transfer timing output control circuit, a horizontal transfer timing output control circuit, a charge-coupled device signal processing clock delay circuit, a control bus input end of the control bus interface circuit and a system controller. The control bus input end of the control bus interface circuit is connected to the control bus output end of the system controller, while the parameter output terminal of the control bus interface circuit is connected to the parameter input terminal of the compensation clock generation circuit. The timing signal output terminal of the compensation clock generation circuit is connected to the timing signal input terminal of the image motion compensation vertical transfer timing generation circuit, while the selection signal output terminal of the compensation clock generation circuit is connected to the selection signal output of the vertical transfer timing output control circuit.
Knowledge-driven digital twin manufacturing cell towards intelligent manufacturing
Published in International Journal of Production Research, 2020
Guanghui Zhou, Chao Zhang, Zhi Li, Kai Ding, Chuang Wang
According to the input information, the multidisciplinary simulation model (Figure 5(b)) of the robot (Figure 5(a)) is constructed using Modelica language. This simulation model consists of four parts, namely path planning module, control bus, electric module and mechanical module. Here, path planning module produces reference motion parameters (angle, angular velocity and angular acceleration) for each of six axes of the robot according to the real-time point to point location of the robot perceived by position sensors. The control bus transmits these parameters to the electric module, with which the electric module could produce torque, position and speed of joint motor to control the motions of mechanical module. The motions are visualised by a virtual 3D model of the robot instantly (Figure 5(c)). The above-simulating results could be used to understand and then predict the operation status of the robot (Figure 5(d)) according to its real-time physical parameters, such as rms current of each joint motor and joint driving torque of robot.
Application of AHP Algorithm to Coordinate Multiple Load Shedding Factors in the Microgrid
Published in IETE Journal of Research, 2021
An Thai Nguyen, Trong Nghia Le, Huy Anh Quyen, Minh Vu Nguyen Hoang, Phung Bao Long Nguyen
The chosen microgrid system to test the efficient of the proposed load shedding method consists of 16 buses [14,22] and 6 supply power sources, in which: 1 supply power source at the 16th bus is considered as the grid and connected to the microgrid through bus 1, 2 diesel generators, 1 photovoltaic, 1 wind power and 1 storage system. The diagram of the chosen system is presented in Figure 3. Parameters of load and generator are shown in Table 1 [14] and Table 2. The experimental case is the island operation of the microgrid system. The diesel generator at bus 2 is specified as the secondary control bus. The testing is simulated by PowerWorld Simulation 2019 software.