China
Africa
Explore chapters and articles related to this topic
Bipolar Junction Transistors
Published in Mike Golio, RF and Microwave Semiconductor Device Handbook, 2017
A large family of translinear circuits has been synthesized by applying the translinear principle stated as: In a closed loop containing only junctions, the product of current densities flowing in the clockwise direction is equal to the product of current densities flowing in the counterclockwise direction.
Synthesis and study of evolutionary optimised sensor linearisation with translinear & FPGA circuits
Published in International Journal of Electronics, 2022
S. Sundararajan, Madhusoodanan Kottarthil Naduvil, A Abudhahir, K T Gandhi Karuna, G Noble
A translinear circuit is a current mode circuit that performs its function using the translinear principle which states that the product of current flowing in the clockwise direction is equal to the current flowing in the anticlockwise direction in a closed loop of diodes (Gilbert, 1975). Translinear circuits can operate at a high speed and low slew rate limit with reduced power because of limited voltage swings. These circuits are used to realise mathematical functions whereby a small number of transistors can implement considerably complex functions. The current mode circuits compensate for the errors during finite transistor gain automatically (Yin et al., 2005).
1 V, 20 nW True RMS to DC Converter based on Third Order Dynamic Translinear Loop
Published in IETE Journal of Research, 2022
C. B. Muhammed Mansoor, Anuradha Patil, S. Rekha
Log domain or translinear circuits are a class of circuits that use the logarithmic relation between the voltages and the currents. The translinear principle involves companding (compression and expanding) of the signal. So, the dynamic range at different points of the signal path varies unlike in a conventional signal processing system. This design technique is a promising method towards the design of low power high dynamic range analogue circuits. Attempts have been made towards the design of RMS–DC converters using FG-MOS transistors in the log-domain [10] and square-root domain [11]. However, in these circuits, the capacitors at the floating gate of the transistors occupy a large area. Also, the removal of residual charges trapped in the floating gate during the fabrication process requires complex technology [12]. RMS–DC converters based on the translinear principle, using MOS transistors operating in the sub threshold region, have been designed in [11, 13, 14]. However, these implicit implementations, which is based on the cascading of squarer–divider cells and low-pass filter, use the significant number of transistors, thus leading to increased circuit complexity. Current-mode RMS–DC converters based on explicit computation methods are presented in [15–17]. These converters use the translinear principle to individually realise and cascade current-mode absolute-value circuit, squarer circuit, averaging circuit and square root circuit. This compromises the compactness and simplicity of the circuit and they suffer from high power consumption. RMS–DC converter using symmetric cascode MOS translinear loop cell (SCMC) is discussed in [16]. Explicit and implicit realisations presented in this paper require 31 and 18 transistors, respectively, which occupies significant silicon area on chip.