China
Africa
Explore chapters and articles related to this topic
An introduction to digital logic
Published in Kirk Ross, Hunt Andy, Digital Sound Processing for Music and Multimedia, 2013
The operation of a NOR gate is functionally equivalent to connecting an INVERT gate to the output of an OR gate, hence the name NOR (Not OR). This can be confirmed by comparing the truth table for NOR (Figure 6.3(a)) with the equivalent table for OR. The output column of the one is the logical inverse of the other. The ‘bubble’ on the output of the NOR gate reminds us that the NOR gate gives us the logically inverted operation of the OR gate. A NAND gate (Not AND) is similarly related to the AND gate. Note that connecting an INVERT gate to the output of a NOR gate gives a functionality which reverts to that of an OR gate, and similarly a NAND followed by INVERT gives AND.
Basic elements of combinational logic
Published in J. R. Gibson, Electronic Logic Circuits, 2013
This gate is equivalent to an OR gate followed by an inverter; i.e. the NOR function is NOT–OR. The NOR gate has an output of 0 unless all the inputs are 0, in which case the output is 1. The behaviour of a two-input NOR gate is given in Table 2.9. In Boolean algebra this is written as R=A+B¯ which is R equals not the result of A or B, or alternatively, R equals NOR of A with B.
Semiconductors and Digital Logic
Published in Syed R. Rizvi, Microcontroller Programming, 2016
A NOR gate produces a low output when any of its inputs is high. Only when all of its inputs are low is the output high. For the specific case of a 2-input NOR gate, as shown in Figure 2.28 with the inputs labeled A and B and the output labeled X, the operation can be stated as follows: For a 2-input NOR gate, output X is LOW when either input A or input B is HIGH, or when both A and B are HIGH; X is HIGH only when both A and B are LOW.
New MGDI-based full adder cells for energy-efficient applications
Published in International Journal of Electronics, 2021
Majid Amini-Valashani, Sattar Mirzakuchaki
As illustrated in Figure 1, one can easily recognise that full adder cells in gate level can be implemented by means of two basic gates, i.e. XOR (or XOR-XNOR) and NOR. Also it is worth mentioning that in Static-CMOS topology utilising NOR gates in transistor level yields less area and lower power consumption than utilising OR gates.