Explore chapters and articles related to this topic
M
Published in Philip A. Laplante, Comprehensive Dictionary of Electrical Engineering, 2018
multibus a standard system bus originally developed for use in Intel's Microcomputer Development System (MDS). This standard gives a full functional, electrical, and mechanical specification for a backplane bus through which a number of circuit boards may be interconnected. A full range of devices may be involved, including computers, memory boards, I/O devices, and other peripherals. multigrid an efficient numerical algorithm for solving large sets of linear equations Ax = b, particularly for "stiff" (nearly singular) A. The algorithm defines a hierarchy of grids, with interpolation and decimation operations defined between successive grids in the hierarchy. A system of equations A g x g = bg is defined on each grid g: the systems on finer grids yield higher resolution solutions, however coarser grids yield much faster covergence times. Various empirical strategies have been devised which dictate the order in
Networks
Published in Geoff Lewis, Communications Technology Handbook, 2013
Multibus system architecture (MSA). The multibus concept was developed by Intel Corporation in the late 1970s and became a de facto standard for multiple processor operations. Currently, this specification and its successor Multibus II are covered by an IEEE standard. It was designed for real-time processing on an open system and is thus not microprocessor dependent. Multibus I allows for 16-bit data plus 24-bit address bus space, while Multibus II has been extended for use with 32-bit computing devices. A maximum data transfer rate of 40 Mbyte/s can be achieved.
M
Published in Phillip A. Laplante, Dictionary of Computer Science, Engineering, and Technology, 2017
multibus a standard system bus originally developed for use in Intel’s Microcomputer Development System (MDS). This standard gives a full functional, electrical, and mechanical specification for a backplane bus through which a number of circuit boards may be interconnected. A full range of devices may be involved, including computers, memory boards, I/O devices, and other peripherals.
Combined Voltage and Frequency Control for Diverse Standalone Microgrid Networks Using Flexible IDC with Novel FOC: A Real-Time Validation
Published in IETE Journal of Research, 2021
Manoja Kumar Behera, Lalit Chandra Saikia
As observed from the literature survey, limited studies reported of IDC in autonomous MGs deal with both voltage and frequency synchronization in a distributed manner. While certain studies [14,16,17], and [20] take into account the related issues. However, only virtual impedance and adaptive virtual impedance management are addressed in [17] and [20]. As a result, we compared the proposed controller to the controllers described in [14] and [16] for the identical MG test system shown in Figure 1. Hence, for simplicity, we name the two comparative controllers as improved P-f/Q-V and P-V/Q-f droop controllers (IDC) and adaptive droop controllers (ADC), respectively. For all three approaches, MG parameters, inner control parameters, and loading pattern on the MG network are the same as in subsection 4.1. For the sake of clarity, only DG1 responses are shown in Figure 22. For t < 1, the DGs are operated in MG mode of operation. The improved IDC controllers is unable to operate at nominal DG voltage and frequency as the technique is severely affected by the unequal line impedance of the looped MG network topology; thus, this method is suitable for single bus MGs and does not perform well in multibus MG networks. The proposed technique reached the nominal value in 0.1 s, whereas the ADC converge at 0.32 s shown in Figure 22(a). In light of the shift in loading circumstances after t > 1 s, Figure 22 shows that the suggested control method is more effective. The method suggested requires less time than the method stated in [14] and [16] to synchronize the voltage and frequency. In addition to a faster recovery response, the proposed controller has a lower voltage overshoot than the method stated in [14] and [16]. Even in load shifts, the suggested approach gives better disturbance reject properties than the method in [14] and [16].