China
Africa
Explore chapters and articles related to this topic
Digital Design Through Verilog HDL
Published in Manoj Kumar Majumder, Vijay Rao Kumbhare, Aditya Japa, Brajesh Kumar Kaushik, Introduction to Microelectronics to Nanoelectronics, 2020
Manoj Kumar Majumder, Vijay Rao Kumbhare, Aditya Japa, Brajesh Kumar Kaushik
A test bench contains a Verilog program that is used to generate test patterns that are used to test the main module. Test bench not only generates the test patterns but also applies those to design. From this, the module performance can be analyzed and tested. The syntax of the test bench is as follows: moduletest_bench;reg variable_1, variable_2, …….variable_n;wire variable_1, variable_2, …….variable_n;instantiation of module;test patterns;endmodule
Verilog HDL for Digital and Analog Design
Published in Suman Lata Tripathi, Sobhit Saxena, Sushanta Kumar Mohapatra, Advanced VLSI Design and Testability Issues, 2020
Verilog HDL provides many constructs, but many of them may not be synthesizable, such as initial block, time, testbench, switch-level implementations, UDP, and so on in specific synthesis tools. When modeling combinational designs, we must keep in mind to give explicit output for every input conditions; otherwise, we may get a sequential circuit. To produce synthesizable designs, we can use a netlist of Verilog built-in gate primitives, continuous assignments, and behavioral statements. We must avoid both feedback loops of any kind during combinational logic design and mixing of blocking and nonblocking assignments. So when designing a synthesizable logic, we must be careful to make use of only synthesizable constructs as available in the simulator under use. Once a synthesizable design is ready, testing of the design by giving signals to the synthesized design using a field-programmable gate array (FPGA) or application-specific integrated circuit (ASIC) or complex programmable Logic Devices (CPLD) can be performed.
Introduction
Published in Joseph Cavanagh, ® HDL Digital Design and Modeling, 2017
The Verilog hardware description language is the state-of-the-art method for designing digital and computer systems. Verilog HDL is a C-like language — with some Pascal syntax — used to model a digital system at many levels of abstraction from a logic gate to a complex digital system to a mainframe computer. The combination of C and Pascal syntax makes Verilog easy to learn. The completed design is then simulated to verify correct functional operation. Verilog HDL is the most widely used HDL in the industry.
Development of a Signal Processing Software for Scintillation Detectors and Implementation on an FPGA for Fast Sensing
Published in Nuclear Technology, 2023
Benjamin Wellons, Rishya Sankar Kumaran, Sanghun Lee, Shikha Prasad
An overview of the system designed to process and verify the results is presented in Fig. 6. The data processing system developed consists of a high-speed processor that collects data and sends it to the intellectual property (IP) block. The code was written in verilog, a hardware description language, and is packaged into a custom IP block using Vivado software. In order to verify the functionality of the design, a Xilinx Zynq-7000 family development board was used. This development board has a dual-core Cortex-A9 processor, USB2.0, universal asynchronous receiver transmitter (UART), 1GB DDR3L memory with a 32-bit bus at 1066 MHz, a USB_UART bridge, and is programmable from joint test action group. A simple C application using the Vivado software development kit is used to test the IP block. The application writes the samples into the designated input registers of a Zynq processor that has been mapped to the custom IP block; this process is repeated for all the pulses. The outputs are the maximum height of the pulse in ADC units, along with the total area and tail area of each pulse. The result from the FPGA is sent back to the processor through a UART interface.
Quantum-dot Cellular Automata Latches for Reversible Logic Using Wave Clocking Scheme
Published in IETE Journal of Research, 2023
Debajyoty Banik, Hafizur Rahaman
In this work, using Verilog library the hardware description language notations of QCA layout for Fredkin gate is used to verify the proposed circuit. We have used vertical L-shape wires (VLSs) along with new module Majority voters (MJs), cross wires (CWs), inverter (INVs), L-shape wires (LSs), and fann-out (FOs) for multi-layered approach. The Verilog HDL library of molecular quantum dot cellular automata devices is used as HDLQ design tool [38]. The HDLQ model for this Fredkin gate is presented in Figure 9. From this figure, it is understood that the used Fredkin gate is the multi-layered in terms of its wire-crossing. We use multi-layered architecture for wire-crossing to overcome several issues which may occur for crossover (i.e. stack-at-fault, bridge-fault, etc.). The first layer is used for designing whole circuit. It jumps to another layer for its separation then it comes back to the first layer to complete the circuit. This design is used for rest of the architectures as a basic component.
RDO-WT: optimised Wallace Tree multiplier based FIR filter for signal processing applications
Published in International Journal of Electronics, 2022
L. Malathi, A. Bharathi, A. N. Jayanthi
To show the efficiency of the FIR filter, simulation, implementation and synthesis results are attained for optimised multiplier. Verilog hardware description language is exploited in this work because of its integrated circuit related functions and large number of libraries. Xilinx Integrated Software Environment (ISE) is exploited for synthesis process, and for simulation experiments, Isim tool is used. Implementation is done on Virtex 7 as target chip which is the part of XC7FX330T devices. Version of Xilinx tool is 14.5. The design code is transformed into synthesisable register transfer level (RTL) diagram with gate level net list by using Xilinx Synthesis Tool. Moreover, Matlab platform is utilised to perform a filtering process. Here, publically available dataset is taken to evaluate the noise removal process with the help of proposed FIR filter. The next sub-section explains the dataset description, performance analysis of multiplier and FIR filter as well as effect of the proposed filter design in the noise removal application.