China
Africa
Explore chapters and articles related to this topic
Broadband Local Area Networks
Published in Jerry D. Gibson, The Communications Handbook, 2018
Paced by advances in integrated circuits, switch technology has progressed rapidly. Packet switching fabrics based on high-speed backplane buses, shared memory, or multistage interconnection networks (MINs), such as delta, omega, shuffle-exchange, or Clos networks [Tobagi, 1990], can be constructed to switch pre-established connections with a throughput of several gigabits per second. Examples of each of these switch architectures are shown in Fig. 34.2. To increase switch throughput, buses may be replicated and shared memories interleaved. Although backplane-bus fabrics cannot switch more than a few dozen input and output ports, because the electrical limits on bus length restrict the number of modules that may be attached, two-by-two switching elements can be combined in very deep configurations to implement MINs with arbitrary numbers of input and output ports. Switch latency can be reduced by the use of cut-through routing, which permits the head of a packet to emerge from the switch before its tail has even entered the switch. This is especially beneficial for long packets, but the switch design is more complex and special facilities must often be added to prevent deadlock. Bus-based switching fabrics support multicasting easily. MIN-based switching fabrics have also been implemented to support multicasting by forking copies of a packet at various stages or using a separate copy network [Turner, 1987]. Today's nonblocking, output-queued MIN-based fabrics can achieve very low latency and high throughput [Hluchyj and Karol, 1988].
Omega multistage interconnection network manages double-pattern traffic with a regulator and high-speed forwarding method
Published in International Journal of Parallel, Emergent and Distributed Systems, 2023
Eleftherios Stergiou, Dimitrios Liarokapis, Spiridoula Margariti, Ilias Bombotsaris
A multistage interconnection network (MIN) is a fabric that connects microprocessor and memories in parallel systems, supercomputers, or server farms, as well as establishing efficient internetworking. MINs can route multiple communication tasks at once and have a low cost-to-performance proportion [1,2]. Furthermore, they are used in real-time applications to enable parallel processing in a wide range of applications that require multiple processors because the requirements of these applications exceed the processing capacity of a single processor. Prakash et al. [2] recently carried out a survey and classified MINs according to their fault tolerance, reliability, and network functionality. They provided us with an overview of specific multistage networks.
A study of multistage interconnection networks operating with wormhole routing and equipped with multi-lane storage
Published in International Journal of Parallel, Emergent and Distributed Systems, 2021
A multistage interconnection network (MIN) is an apparatus for interconnecting processors in parallel systems, supercomputers and datacentres, and to ensure efficient internetworking [1–3]. The benefits of MINs include their capability to route multiple communication tasks concurrently, as well as their low cost/performance ratio.