China
Africa
Explore chapters and articles related to this topic
Selection Macros
Published in Murat Uzam, PIC16F1847 Microcontroller-Based Programmable Logic Controller, 2020
As a standard combinational component, the multiplexer, abbreviated MUX, allows the selection of one input signal among n signals, where n > 1 and is a power of two. Select lines connected to the multiplexer determine which input signal is selected and passed to the output of the multiplexer. As can be seen from Figure 4.35, in general, an n-to-1 multiplexer has n data input lines, m select lines, where m = log2 n, i.e. 2m = n, and one output line. However, not shown in Figure 4.35, in addition to the other inputs, the multiplexer may have an enable line, E, for enabling it. When the multiplexer is disabled, with E set to 0 (for active-high enable input E), no input signal is selected and passed to the output.
The central processing unit
Published in D.A. Bradley, N.C. Burd, D. Dawson, A.J. Loader, Mechatronics, 2018
D.A. Bradley, N.C. Burd, D. Dawson, A.J. Loader
The principle of its operation can be understood by considering the ROM, referred to as the microprogram ROM, and the microprogram address register and counter in Fig. 11.3. Assume that this address register contains a binary number X and that multiplexers 1 and 2 are selected so that the microprogram address comes from the increment register and back into the microprogram address register. (The multiplexer is a simple logic function which, depending on its control inputs, will select one of its inputs to become connected to its output.) The output of the microinstruction ROM is the microinstruction held in location X; it will determine the state of control lines, such as the external read and write lines and the internal ALU control lines. Normally, the content of the address register is incremented from the increment register by the clock signal so that the microinstructions are executed in a sequential manner.
Data Communication
Published in Sunit Kumar Sen, Fieldbus and Networking in Process Automation, 2014
Multiplexing is the transmission of multiple signals simultaneously over a single link. Although they share the same medium for transfer of information, they do not necessarily occur at the same time or occupy identical bandwidth. Metallic wires, coaxial cables, satellite microwave, optical fiber, etc. may act as the transmission medium. At the receiver end, demultiplexing is done to retrieve the original signals. Figure 1.7 shows the basic principle of operation of a multiplexer–demultiplexer (MUX–DEMUX) system. They are connected by a single link through which N channels transmit their information. A multiplexer combines the input signals into a single stream (many-to-one) while a demultiplexer (one-to-many) separates out the signals into individual ones.
Synthesis of programmable biological central processing system
Published in Journal of the Chinese Institute of Engineers, 2021
Wei-Xian Li, Jiangfeng Cheng, Chun-Liang Lin, Chia-Feng Juang
A multiplexer selects one of several input signals and forwards the selected input to a single line. A multiplexer with 27n inputs has n selections. To devise a multiple-input biological multiplexer, we start by considering the implementation of a fundamental 2-to-1 biological multiplexer. It consists of four biological logic gates. The 2-to-1 multiplexer has two inputs (A and B), one output (OUT), and one control input (SEL). Figure 4 presents a circuit diagram of the 2-to-1 multiplexer in its electronic representation; its equivalent biological version is constructed by a biological NOT gate to accept SEL command and two biological AND gates in parallel which are then cascaded with a biological OR gate.
An efficient design of CORDIC in Quantum-dot cellular automata technology
Published in International Journal of Electronics, 2019
Ismail Gassoumi, Lamjed Touil, Bouraoui Ouni, Abdellatif Mtibaa
Figure 15(b) illustrates the proposed QCA Flip-Flop. It includes 79 cells with an area of 0.15 µm2. It takes five clock periods for the inputs to reach the output and first meaningful output comes on sixth clock. The multiplexer (MUX) is a combinational logic circuit designed to commutate one of the various input lines to a single output line by the application of a control signal. The logic implementation of a 2:1 MUX can be done by using three Majority gates and one inverter gate. Its schematic and QCA layout is shown in Figure 16(a,b) respectively. The proposed MUX consists of circuit area of 0.17 µm2, circuit complexity of 75 cells and requires 5 clock phases to generate the correct output.
Regular Clocking based Emerging Technique in QCA Targeting Low Power Nano Circuit
Published in International Journal of Electronics, 2022
Jayanta Pal, Amit Kumar Pramanik, Mrinal Goswami, Apu Kumar Saha, Bibhash Sen
A Multiplexer plays an important role in boolean function recognition. A Multiplexer can be used for data transmission processes in communication systems. It also works as a Data Selector. A Multiplexer (MUX) circuit receive inputs from different inputs and selects only one out of them as output (Alkaldy et al., 2020; Asfestani & Heikalabad, 2017). In the case of 2:1 MUX, a selection line (Sl) decides the output from the input pool (X,Y). When Sl = 0, X is selected, and Y is selected as output for the value 1 in Sl. It can be expressed as . An optimum multiplexer is found in (Goswami et al., 2019).