China
Africa
Explore chapters and articles related to this topic
Implementation of Digital Control Using Digital Signal Processors
Published in Ali Emadi, Alireza Khaligh, Zhong Nie, Young Joo Lee, and Digital Control, 2017
Ali Emadi, Alireza Khaligh, Zhong Nie, Young Joo Lee
With the hardware manuals of the selected DSP chip or μ-controller, the designer should have enough materials explaining the software development environment. As a rule, these materials consist of the assembler, compiler, linker, program downloader, and the unified development tool manuals. The unified development tool helps the user perform all the processes to generate from the source codes to the final execution codes. In the case of the Texas Instruments DSP products, the manufacturer supplies the unified tools in its Code Composer Studio (CCS). Even though the designer develops the software for the DSP chip on the basis of the unified tools, it is still recommended for the designer to have enough knowledge of the assembler, compiler, linker, and program downloader manuals. Figure 16.11 presents the software development flow based on CCS. This flow is also similar to other unified development tools provided by different DSP chip manufacturers. Table 16.4 lists the materials to be consulted.
Comparison of Different Controllers and Stability Analysis for Photovoltaic Powered Buck-Boost DC-DC Converter
Published in Electric Power Components and Systems, 2018
Mustafa Ergin Şahin, Halil İbrahim Okumuş
The fuzzy logic controller (FLC) is one of the most widely used controllers instead of digital control systems. The membership functions are used to define the fuzzy sets for the fuzzy process. The FLC for nonlinear systems has faster transient responses and is more strong than several other control methods. The FLC does not need the mathematical models and parameter estimation. However, the creation of the FLC algorithm is a bit more difficult and complicated than PIC and SMC [6]–[8]. An FLC algorithm is presented in this paper using MATLAB/Simulink. Also this algorithm is embedded in the digital signal processor (DSP) using a Code Composer Studio (CCS) for the experimental setup.
Hardware-in-the Loop Testing of Power Transformer Differential Relay Using RTDS and DSP
Published in Electric Power Components and Systems, 2019
Senthil Kumar Murugan, Sishaj Pulikottil Simon, Kinattingal Sundareswaran, Srinivasa Rao Nayak Panugothu, Narayana Prasad Padhy
A HIL laboratory setup for testing of EFTDR consists of a RTDS, DSP and output contact relay (OPCR). The developed hardware laboratory setup is illustrated in Figure 3. The EFTDR algorithm is implemented in a 32-bit floating point DSP (TMS320F28335). The EFTDR algorithm code is developed in C programing language in Code Composer Studio, which is an integrated development environment used to develop embedded processors applications of Texas Instruments. The DSP-TMS320F28335 is able to process the advanced mathematical calculations using an embedded floating-point processor. Furthermore, it has an inbuilt 12-bit analog-to-digital module to acquire real-time signals. The modeling and simulation of the power transformer are carried out using RSCAD. In order to evaluate the EFTDR in real-time, the real-time analog signal corresponding to the simulated current signal is generated using GTAO card in RTDS. Here, the CT secondary current signals are routed to GTAO which provides optically isolated analog output from the simulation to external equipment. The GTAO card includes 16-bit digital to analog converter with twelve analog output channels which have a range from +10 V to -10 V. The GTAO is able to operate in a regular time-step simulation and provide oversampling of the output at 1.0 µs intervals. The analog outputs of GTAO are connected to the ADC channel of DSP to receive the real-time analog signal. The analog output voltage of RTDS is scaled to 0–3 V corresponding to ±30 A current peaks. This is carried out as ADC works only with a positive input voltage which ranges between 0 and 3 V, i.e., the full-scale range (FSR = 3) [23]. Further, the positive and negative side of the bidirectional voltage signal is scaled to FSR/2 to replicate the bipolar signals and thereby maintaining the nature of the original signals.
Design and Validation of a Generalized Multilevel Inverter with Simplified Switching Technique
Published in Electric Power Components and Systems, 2020
Md Liton Hossain, Ahmed Abu-Siada, S M Muyeen, Zulkifilie Ibrahim, Frede Blaabjerg
In addition to the experiemental measurements, simulation analysis was also carried out on the same system using MATLAB/SIMULINK software. The software is employed to generate the SVPWM source code by building a Simulink model into code composer studio. Code composer studio transfers this source code to the digital signal processor (DSP) control board TMS320F2812 via an emulator and JTAG. The DSP controller produces firing pulses of 3.3 V each. The driver module is used to boost this voltage to 15 V, which is fed to the gate terminal of the IGBT switches.